IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

A New Multilevel Voltage Source Inverter with SPWM for Medium Voltage Application

Manjunath A¹, Dr. Shankaralingappa C B²

M.Tech IV Semester, Power Electronics, Dr. Ambedkar Institute of Technology, Bengaluru, India¹

Professor, Dept. of EEE, Dr. Ambedkar Institute of Technology, Bengaluru, India²

Abstract: This paper introduces a new Five-Level Voltage Source Inverter (VSI) for medium voltage high-power applications. This VSI can operate over an extensive variety of voltages and it has higher quality output voltage waveform and less quantity of components. Two methods are used to generate an output level, to control and adjust the flying capacitors to their coveted values. In the first method a simpleSPWM scheme is used by the comparing sinewave with output levels and second method involves comparison between sine wave with triangular signals. Second method gives better performance. The proposed five level converter is simulated in MATLAB/Simulink environment.

Keywords: Multilevel converter, Sinusoidal Pulse Width Modulation (SPWM), DC-AC power conversion.

I. INTRODUCTION

Multilevel inverter technology has risen as one of the essential substitute in the high power medium voltage energy control. There are predetermined number of topologies that give multilevel voltages and are appropriate for high power and medium voltage applications, this is because multilevel topologies can synthesize near sinusoidal voltage with low harmonic distortion that moderates the size of output filter. These topologies have likewise decreased common mode voltage, low switch stress and high voltage ability [1].

The advanced converter topologies which have been marketed effectively by real producers are the Diode Clamped Converter (DCC), the Flying capacitor (FC), and the Cascaded H-Bridge Multilevel Converters. There are different topologies, for example, hybrid converters, but they are not completely acknowledged for industrial applications. However, these topologies confine their applications for higher levelsdue to their drawbacks [4].

Many researches have discussed about various new multilevel converters for more levels [4-10]. There arethree major multilevel topology variations which have been indicated by them; among the existing topologies, the below topologies with five-level structure have found practical applications; the five-level H-bridge NPC (5L-HNPC) and the five-level Active NPC (5L-ANPC). The main features of these converters are:

The H-bridge connection of two classic 3L-NPC phase legs yields a five-level H-bridge NPC (5L-HNPC). This topology incorporates three isolated dc sources which is fed by a phase shifting transformer and various diode bridges. The bulky phase shifting transformer additionally expands complexity and cost of the converter [5].

The combination of a 3L-ANPC and 3L-FC yields a Five-Level Active NPC (5L-ANPC), which increments the voltage levels. More number of output levels can be acquired by this converter. The voltage rating of the power semiconductors are distinctive in 5L-ANPC and it is the fundamental disadvantage; the outer switches are subjected to half of the dc-link voltage but the inner devices have only one fourth of the dc-link voltage. This restricts the voltage rate of the converter for higher voltage applications [6].

A Five-Level Diode-Clamped Converter which has an extensive number of clamping diodes. This converter has 36 diodes, 12 diodes in each phase. Voltage adjusting of the dc-link capacitors is another issue with this topology [4].

A Five-Level Flying Capacitor (FC) Converter. In this converter there are two main issues; the number of flying capacitor and regulating voltages of the flying capacitors. The quantity of capacitors are attempted to diminish by the manufacturers in practical applications [5].

As proposed in [10], A New Nested Neutral Point Clamped (NNPC) converter, where voltage stress across each switch is same (equal to 1/3rd of the dc voltage), when compared with other classic four-level topologies it has fewer components [10].

Another Five-Level Voltage Source Converter is developed in this paper, which depends on the redesign of a four-level NNPC converter. The operating voltage of this inverter is of overwide range without the need of power semiconductor that are connected in series and it also has less components. This five-level converter overcomes the downsides of the previous five-level converters.

A simple SPWM strategy is used for the new converter to control and balance or adjust the capacitor voltages. Using the MATLAB/Simulink environment the performance of the converter is investigated.

IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

2. CONVERTER TOPOLOGY

2.1. Operation of the Proposed Five-Level Voltage Source Inverter

The proposed multilevel converter topology is as shown in Figure 1. The capacitor Cx_1 and Cx_2 , x=phase a, b, c are charged to one-fourth of Vdc (1/4thVdc) and Cx_3 is charged to three-fourth of Vdc (3/4thVdc) to ensure equally spaced steps in the output voltages.



Figure 1: A new five-level three-phase inverter

Five output levels are accomplished with the twelve distinct switching combinations. The switching combinations list is shown in Table I. It should be noticed that the voltage stress over the switches do not go beyond 1/4th of dc-link voltage. The repetitiveswitch combination to produce the output levels is another preferred standpoint of this converter topology. For instance, there are 3 excessive switching states (from Table I) to generate voltage levels of $1/4V_{dc}$ and $-1/4V_{dc}$ and there are 4 excessive switching states to generate voltage levels of two. For each floating capacitor each repetitivestate provides a charging and discharging current path. Voltage balancing of the capacitors are achieved by this component of repetitiveswitching states.

2.2. SPWM Scheme for the Proposed Multilevel Inverter

Sinusoidal PWM (SPWM) is a standout amongst the most well known modulation scheme in industrial applications. Two methods have been used to generate multilevel output voltage. In the first method modulation scheme is based on comparing sinewave and output levels and in second method modulation scheme is based on comparing sinewave and triangular signal. A multicarrier SPWM strategy is used to generate multilevel output voltage while adjusting the flying capacitors voltage, in this employing the deviation of the capacitor voltages from their nominal values and depending on the converter outputcurrent the best switching state is selected from the available excessive switching states to charge or discharge the capacitors and finally regulate the voltages of capacitors. This method of approach is intuitive and simple to implement in a digital control system.

Fig. 2(a) shows the desired output levels which is the result of comparing (1) sinewave and output levels and (2) sinewave and triangular signal Fig. 2(b). With respect to the desired level at the output, and from Table I the corresponding switching state can be chosen and then applied to the power switches.

(1) Sinewave and output levels



IJIREEICE



International Journal of Innovative Research in

Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017



Desired output levels Fig.2(a). comparing sinewave and output levels

| Table I: Differen | t switching | states o | of the | Five-Level | Converter |
|-------------------|-------------|----------|--------|------------|-----------|
|-------------------|-------------|----------|--------|------------|-----------|

| | | | | | | | Vcx1 | | Vcx2 | | V Cx3 | | | | | |
|-------|-----|-----------------|------------------------|------------------------|-----------------|-----------------|-----------------|-----------------|------------------|----------------------|----------------------|----------------------|----------------------|----------------------|-----------------------|---|
| State | Sx1 | S _{x2} | <i>S</i> _{x3} | <i>S</i> _{x4} | S _{x5} | S _{x6} | S _{x7} | S _{x8} | <i>i</i> x >0 | i _x <0 | i _x >0 | i _x <0 | i _x >0 | i _x <0 | V _{ax} Level | |
| E | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | - | - | - | - | - | - | V _{dc} / 2 | 4 |
| D3 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | C | D | - 22 | - | - 5 | 12 | V _{dc} / 4 | 3 |
| D2 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1.00 | - | - | - | D | С | | |
| D1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | D | С | D | С | C | D | | |
| C4 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | С | D | C | D | | 14 | 0 | 2 |
| C3 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | | - | D | С | C | D | | |
| C2 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | C | D | - | - | D | С | 1 | |
| C1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | D | С | D | C | - | - | | |
| B3 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 373 | 2 | D | С | | | -V _{dc} / 4 | 1 |
| B2 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 140 | <u> </u> | - | | С | D | | |
| B1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | C | D | C | D | D | С | | |
| А | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | - | - | 100 | - | - 5 | - | -V _{dc} / 2 | 0 |

(2) Sinewave and triangular signal



Desired output levels Fig.2(b). comparing sinewave and output levels

Table I shows the excessive switching states for level 1, 2 and 3, and also it is observed that each redundancy state depending on the sign convention of output current can charge or discharge the flying capacitors and the difference

IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

between the nominal voltage values and the measured voltage values are limited. For instance, when the desired output level is 1 and the capacitor Cx3 needs to be charged, if the output current is positive the switching state B2 should be chosen to charge the capacitor Cx3 and if the output current is negative the switching state B1 should be chosen. If there is no control over the currents that flow into/out from the flying capacitors to charge/discharge the capacitors, therefore the voltage of the flying capacitors may deviate from their desired values.

The voltage deviation of the flying capacitors can be expressed as:

 $\Delta V cxi = V cxi - V cxi,$

x = phase a,b,c, and i = 1,2,3...(1)

where V_{Cxi} are the capacitor voltages, $V_{cxi, ref}$ are the nominal values which Vcxi, ref = Vdc / 4 for i=1,2 and Vcx3, ref = 3Vdc / 4.

It can be seen from the Table I, to charge and discharge the flying capacitors, there are enough redundancy at level 1, 2 and 3. Table II shows that which switching state should be chosen in different conditions to control voltage of flying capacitors. For instance, if the level is 1 and the deviation of capacitor Cx2 is more than Cx3 ($|\Delta VCX2| > |\Delta VCX3|$), it means that the main priority should be given to charge or discharge capacitor Cx2. Assume that ix> 0, if $\Delta Vcx2 > 0$, therefore the capacitor Cx2 should be discharged and thus the state B3 should be selected.

Table II: The voltage balancing method for each phase of the five-level inverter

| Output | Condition | ix | $\Delta V CX1$ | $\Delta VCX2$ | $\Delta VCX3$ | State |
|--------|---------------------------------|-----|----------------|---------------|---------------|---------|
| Level | | | | | | |
| | | ≥ 0 | ≥0 | - | - | D1 |
| | $ \Delta VCX1 > \Delta VCX3 $ | | < 0 | - | - | D3 |
| 3 | | < 0 | ≥0 | - | - | D3 |
| 2 | | | < 0 | - | - | D1 |
| | | ≥ 0 | - | - | ≥0 | D2 |
| | $ \Delta VCX3 > \Delta VCX1 $ | | - | - | < 0 | D1 |
| | | < 0 | - | - | ≥0 | D1 |
| | | | - | - | < 0 | D2 |
| | $ \Delta VCX1 > \Delta VCX3 $ | ≥0 | ≥0 | - | - | C1 |
| | & | | < 0 | - | - | C2 / C4 |
| | $ \Delta VCX1 > \Delta VCX2 $ | < 0 | ≥0 | - | - | C2 / C4 |
| | | | < 0 | - | - | C1 |
| 2 | $ \Delta VCX2 > \Delta VCX1 $ | ≥ 0 | - | ≥0 | - | C3 / C1 |
| | & | | - | < 0 | - | C2 |
| | $ \Delta VCX2 > \Delta VCX3 $ | < 0 | - | ≥0 | - | C2 |
| | | | - | < 0 | - | C3 / C1 |
| | $ \Delta VCX3 > \Delta VCX1 $ | ≥0 | - | - | ≥0 | C2 |
| | å | | - | - | < 0 | C3 |
| | $ \Delta VCX3 > \Delta VCX2 $ | < 0 | - | - | ≥0 | C3 |
| | | | - | - | < 0 | C2 |
| | | ≥0 | - | ≥0 | - | B3 |
| | $ \Delta VCX2 > \Delta VCX3 $ | | - | < 0 | - | B1 |
| 1 | | < 0 | - | ≥0 | - | B1 |
| - | | | - | < 0 | - | B3 |
| | | ≥0 | - | - | ≥0 | B1 |
| | $ \Delta VCX3 > \Delta VCX2 $ | | - | - | < 0 | B2 |
| | | < 0 | - | - | ≥0 | B2 |
| | | | - | - | < 0 | B1 |

Procedure to be followed to control the flying capacitor voltages (with respect to Table I&II):

- 1. By comparing carrier and modulation signal the desired output level should be determined.
- 2. Depending on the sign convention of the phase current and voltages of the flying capacitors ought to be measured and then the capacitor voltage deviation can be determined depending on step 1,

IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

3. The suitable switching state can be chosen from Table II and the corresponding gating signals will be applied to the power semiconductors.

The procedure to control voltage of flying capacitors in each phase is as follows. Initially the modulating signal for x (x=phase a,b,c) is compared to carriers and then the corresponding output levels are decided. If the desired output level(L) is 1, 2 or 3, the parallels witching state will be State B, C or D, in the same way if the level 0 or level 4 is the desired output level (L), the parallel switching state will be State A or E from Table I respectively. On the other hand, the capacitor voltages (VCX1, VCX2 and VCX3) and phase current (i_x) should be measured and then based on the output level (L) the convenient switching state should be selected from Table II.

For each leg, this procedure can be applied separately for flying capacitor voltages control, the only difference is that modulating signals should have $\pm 120^{\circ}$ phase shift respect to each other.

3. SIMULATION RESULTS

To demonstrate the execution of the Five-Level converter, simulation studies have been carried out in MATLAB/Simulink tool. Table III shows the parameters of the system utilized in simulation studies. The simulation also exhibits the adequacy of the used SPWM to generate output voltages and to regulate and adjust the voltage of flying capacitors. The performance of the proposed five-level converter and SPWM controller has been studied for different loads.

| Table III: parameters of the study system (simulation |
|---|
|---|

| Converter Parameters | Values |
|-------------------------------|---------|
| Flying Capacitors | 1000 μF |
| Input DC Voltage | 12 kV |
| Output Frequency | 50 Hz |
| Device Switching Frequency | 500 Hz |

- (1) Comparing sinewave and output levels
- (a) Inverter output voltage (kV)



(b) Output currents (A)



IJIREEICE



International Journal of Innovative Research in

Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

(c) Flying capacitors voltages (kV)



Fig. 3. Simulation waveforms (Resistive load)

Inverter output voltage, (b) output currents, and (c) flying capacitors voltage.

(2) Comparing sinewave and triangular signal.

(a) Inverter output voltage (kV)

(a)



(b) Output currents (A)



(c) Flying capacitors voltages (kV)



Fig. 4. Simulation waveforms (Resistive load) (a) Inverter output voltage, (b) output currents, and (c) flying capacitors voltage

IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

4.1 Total Harmonic Distortion (THD) Analysis: Based on sinewave and output levels:



Fig.5. THD Analysis of output voltage

It indicates the fundamental component present in the output voltage is 7107V and the THD is 21.47%.



Fig.6. THD Analysis of output current

It indicates the fundamental component present in the output current is 2.156A and the THD is 6.03%.

Based on sinewave and triangular signals:



Fig.7. THD Analysis of output voltage

It indicates the fundamental component present in the output voltage is 5961V and the THD is 26.60%.



Fig.8. THD Analysis of output current

IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

ISO 3297:2007 Certified

Vol. 5, Issue 8, August 2017

It indicates the fundamental component present in the output current is 1.815A and the THD is 1.19%.

4. CONCLUSION

This paper introduces a new multilevel Voltage Source Inverter for medium-voltage applications. This topology is the enhancement of the four-level NNPC converter that is operating over a wide range of input voltage. It has less number of components and the voltage across the power semiconductors is only one-fourth of the dc-link voltage.

SPWM strategy is used in two methods. First method involves comparing sinewave and output levels and the second method involves comparing sinewave and multicarrier triangular signals. These two methods are used to control the output voltage and regulate the voltage of the flying capacitors. And THD analysis using MATLAB/Simulink is performed for both methods. Results indicate that SPWM with the method of comparing a sinewave with multicarrier triangular signal has less harmonic distortions in the output current. The proposed strategy is very intuitive and simple to implement in a digital system.

REFERENCES

- [1] J. Rodriguez, S. Bernet, B.Wu, J. Pontt, and S.Kouro, "Multilevel voltage source- converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
- [2] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B.Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
- [3] Y. Zhang, G. Adam, T. Lim, S. Finney, and B. Williams, "Hybrid multilevel converter: capacitor voltage balancing limits and its extension." IEEE Trans. Ind. Informatics., vol. 9, no. 4, pp. 2063–2073, Aug. 2013.
- [4] M. Saeedifard, R. Iravani, and J. Pou, "Analysis and control of DC capacitor-voltage-drift phenomenon of a passive front-end five-level converter," IEEE Trans.on Ind. Electron., vol. 54, no. 6, pp. 3255-3266, Dec. 2007.
- [5] S. R. Pulikanti and V. G. Agelidis, "Hybrid flying-capacitor-based active-neutral-point-clamped five-level converter operated with SHEPWM," IEEE Trans on Ind. Electron, vol. 58, no. 10, pp. 4643-4653, 2011.
- [6] K. Wang, Z. Zheng, Y. Li, K. Liu, and J. Shang, "Neutral-point potential balancing of a five-level active neutral-point-clamped inverter," IEEE Trans. Ind. Electron., vol. 60, no. 5, pp. 1907–1918, May 2013.
 [7] K. Yu, Z.-D. Zheng, and Y.-D. Li, "Neutral-Point Potential Balancing of a Five-Level Active Neutral-Point-Clamped Inverter," IEEE Trans. on
- Ind. Electron., vol. 60, no. 5, pp. 1907-1918, 2013.
- [8] R. Abdullah, N. A. Rahim, S. R. Sheikh Raihan, and A. Z. Ahmad, "Five-level diode-clamped inverter with three-level boost converter," IEEE Trans. Ind. Electron., vol. 61, no. 10, pp. 5155-5163, Oct. 2014.
- [9] M. Narimani, B. Wu, G. Cheng, and N. Zargari, , "A New Nested Neutral Point Clamped (NNPC) Converter for Medium-Voltage (MV) Power Conversion," IEEE Trans. Power Electron., vol. 29, no. 12, pp. 6375-5382, Dec. 2014.
- [10] M. Narimani, B. Wu, G. Cheng, and N. Zargari, "A Novel and Simple Single-phase Modulator for the Nested Neutral Point Clamped (NNPC) Converter", IEEE Transactions on Power Electronics, vol. 30, no. 8, pp. 4069-4078, 2015.